Abstract-Program/Erase (P/E) cycling endurance in poly-Si/Al 2 O 3 /SiN/SiO 2 /Si (SANOS) memories is systematically studied. Cycling-induced trap generation, memory window (MW) closure, and eventual stack breakdown are shown to be strongly influenced by the material composition of the silicon nitride (SiN) charge trap layer. P/E pulsewidth and amplitude, as well as starting program and erase flatband voltage (V FB ) levels (therefore the overall MW), are shown to uniquely impact stack degradation and breakdown. An electron-flux-driven anode hole generation model is proposed, and trap generation in both SiN and tunnel oxide are used to explain stack degradation and breakdown. This paper emphasizes the importance of SiN layer optimization for reliably sustaining large MW during P/E operation of SANOS memories.
gate stack height, and hence reduced cell-to-cell coupling and fully CMOS compatible process flow with ease of integration [5] [6] [7] . However, similar to FG flash, CTF memories also suffer from reliability issues associated with trap generation in the gate stack during program/erase (P/E) cycling, e.g., reduction in memory window (MW), stress-induced leakage current (SILC)-assisted charge loss, and random telegraph noise [8] [9] [10] . These issues are further aggravated for multiple-level cell (MLC) operation due to higher P/E biases and also as the distinction between different threshold voltage (V T ) levels becomes finer [11] [12] [13] . Although FG flash reliability has largely been associated with trap generation in TO bulk and Si/SiO 2 interface [14] , [15] , the same cannot be said for CTF devices due to the presence of multiple dielectrics and interfaces. Trap generation and breakdown of SANOS stacks under bipolar pulsed stress must be understood to develop CTF memory that can sustain large MW under P/E cycling as necessary for MLC operation.
It has been shown that endurance degradation strongly depends on SiN composition [16] and processing conditions [17] . Larger degradation in more N-rich SiN films has been attributed to higher electric fields required for P/E to achieve a particular MW due to a smaller number of charge traps [16] . Erase is slow in CTF memories; thus, the erase step of the P/E cycle needs higher electric fields and is identified to be crucial in determining the endurance degradation. Therefore, technological improvement of erase efficiency can directly be linked to reducing degradation under P/E endurance stress [18] . Determining the possible location of trap generation in the gate stack is also critical for understanding and minimizing endurance degradation [19] [20] [21] . In both FG and CTF memories, postcycling MW degradation has been associated with TO degradation [4] , [22] , [23] . In CTF memories, the impact of P/E cycling on SiN/BD interface degradation and improvement in performance and reliability with engineered bandgap storage layers [24] [25] [26] has also been discussed. Trap-to-trap tunneling is reported to be a significant postcycling retention charge loss mechanism, in addition to thermal emission and direct tunneling induced leakage [27] . Additional degradation may also appear in the dielectric SiN layer in CTF memories. Understanding the impact of P/E endurance on the reliability and performance of CTF memories with varying SiN compositions [28] (and therefore the interaction of different interfaces) is essential for improving device operation lifetime. However, this area is largely unexplored and requires careful analysis. In this paper, the reliability of SANOS gate stacks with different SiN composition, TO, and BD thicknesses is critically examined under P/E cycling endurance stress. First, it is shown that P/E-cycling-induced trap generation that leads to MW closure and maximum achievable MW before electrical stack breakdown (loss of programmability) is a strong function of the SiN-trap-layer composition. Second, several experimental factors are shown to impact MW closure and stack breakdown during P/E cycling and are systematically explored. The role of P/E pulsewidth, pulse amplitude, program, and erase V FB levels (hence the overall MW) in determining the number of P/E cycles sustained by CTF devices with different SiN compositions are investigated. Third, unlike FG flash whose reliability is mainly dictated by the TO quality, it is shown that CTF memory reliability is governed by trap generation in both TO and SiN layers, although that in BD has been found to be low and requires further work. Fourth, the impact SiN composition on postcycling retention is explored. Finally, SiNcomposition-dependent CTF stack degradation and breakdown are qualitatively explained by invoking an electron-flux-driven anode hole generation model. The importance of the SiN layer and difference in reliability mechanism of CTF compared to FG [29] flash memories is clearly demonstrated.
II. DEVICE DETAILS
Electrical characterization was conducted on large-area (100 × 100 μm) SANOS capacitors, as schematically shown in Fig. 1 . The devices have n-substrate and p + S/D diffusion ring for providing the minority carriers during inversion. Gate stacks consist of a rapid thermal oxidation (RTO)-based tunnel SiO 2 with a thickness of 4-6 nm, low-pressure chemical vapor deposition (LPCVD) SiN charge storage layer with a thickness of 6 nm, chemical vapor deposition (CVD) Al 2 O 3 BD with a thickness of 12-15 nm, and n + poly-Si gate. Composition of the SiN trap layer was controlled by varying Si 2 H 6 and NH 3 gas flow ratio during LPCVD deposition at a temperature of 650
• C [28] , [30] . Table I summarizes the device details with the flow ratios and measured refractive index (RI) of different gate stacks. Note that the Si, N, and H contents of SiN vary with the flow ratio, yielding different RI for different LPCVD SiN deposition conditions, as explained in [30] . The   TABLE I  SPLIT TABLE FOR THE SANOS DEVICES. THE FLOW RATIO AND RI ARE  PROVIDED FOR DISTINGUISHING THE DISTINCT SiN COMPOSITIONS SiN films used in this paper show RI of 1.97 (strongly N rich, hereafter referred to as N + SiN) to 2.13 (strongly Si rich, referred to as Si + SiN). The RI of stoichiometric SiN is known to be ∼2.01 [31] . Note that, although N1 (RI = 1.97) and N2 (RI = 2.006) have rather close RI values, Rutherford backscattering spectroscopy (RBS) shows ∼2% more Si and ∼1% less N for N2 compared to N1 stacks [30] . The Al 2 O 3 BD is annealed at 1050
• C for 15 s in N 2 ambient. High-frequency capacitance voltage (HFCV) measurements at 100 kHz were performed to estimate the flatband voltage (V FB ) shifts during P/E, cycling, and retention. The devices show negligible CV skewing during program, erase, retention, and endurance measurements; therefore, the V FB shifts would be identical to V T shifts and can be attributed to the charge trapped in the dielectric gate stack. The SiN composition variation is studied on devices with identical TO, SiN, and BD thickness (4 nm/ 6 nm/12 nm) with total stack equivalent oxide thickness (EOT) in the range of 12.0 ± 0.3 nm. The initial V FB of all devices with similar EOTs and varying SiN compositions was found to be in a narrow range of −0.1 V to 0.2 V. The TO and BD thickness variation has been studied on N2-type SiN with identical SiN layer thickness of 6 nm.
III. RESULTS AND DISCUSSION

A. Effect of SiN Composition on P/E Performance
Unlike FG flash where charges are stored as free carriers in the poly-Si FG, CTF devices rely on the trapping and detrapping of charges (electron trapping/hole detrapping for program, electron detrapping/hole trapping for erase) during P/E operation. It has been shown that the composition of the SiN trap layer significantly affects electron/hole trap properties and, hence, P/E performances. The electron trap depth reduces, and the hole trap depth increases as the SiN layer is changed from N + to Si + [28] , [30] . Consequently, electron/hole trapping/detrapping efficiencies would vary with the Si:N ratio of the SiN layer, which will determine how much charge would flow through the gate stack during P/E pulses (and eventually govern trap generation and reliability) to obtain a particular value of program and erase states and, hence, a particular magnitude of the overall MW.
To study the impact of SiN composition, devices were programmed and erased, respectively, using incremental step pulse programming (ISPP) [3] and incremental step pulse erasing (ISPE) [30] methods. Program and erase pulsewidths were kept fixed at 200 μs and 20 ms, respectively, with 0.3-V pulse increment steps. ISPP was performed on fresh devices, whereas ISPE was performed after programming the devices to V FB = 5.5 V. Fig. 2 shows measured ISPP and ISPE characteristics and presents clear evidence of the impact of SiN composition on the P/E performance of SANOS stacks. N1 and N2 (N + SiN) stacks show higher saturation level compared to N3 and N4 (Si + SiN), the differences being more apparent at higher program V G . Lower program saturation level for Si + SiN has been explained by the increased emission of charges trapped in shallow energy levels, resulting in reduced trapping efficiency [32] . On the other hand, the overerase capability (natural V FB ∼ 0 V for all stacks) progressively increases from the most N + SiN (N1) to the most Si + SiN (N4). This case is due to larger hole trap depth for Si + SiN, as explained in [30] . Moreover, the two-slope ISPE characteristics observed in all stacks (see [30] for details) demonstrate different physical regimes of charge conduction-electrons backtunneling to substrate at low erase V G (V GE ) and holes tunneling into SiN at higher V GE [33] . The ISPE for N + SiN indicates that erase at normal V GE is dominated by electron detrapping rather than hole trapping [34] due to significantly lower hole trap density. On the other hand, erase in Si + SiN shows both electron detrapping and hole trapping, which also explains overerase observed in these devices. Note that the P/E saturation levels obtained from ISPP and ISPE are in agreement with trends obtained using constant voltage P/E transient [28] , [30] . As we will show later, the magnitude of hole trapping during erase plays a crucial role in erase V FB and overall MW degradation during cycling. Therefore, unlike FG flash, the composition of the charge trap layer of CTF devices plays a critical role in determining the endurance degradation under different experimental conditions and is presented next. . Dependence of BD thickness on P/E cycling, with P/E biases and duration adjusted to achieve identical starting TO field and MW (LHS), and identical starting TO field and constant stored charge (RHS). degradation than N1. In contrast, Si + SiN (N3, N4) stacks show complete erase and largest starting MW that is maintained through 10 4 P/E cycles. Comparison of P/E cycling endurance at identical starting MW [see Fig. 3 , right-hand side (RHS)], which was achieved by using much longer t E for N + SiN, shows reemergence of erase V FB degradation primarily for N + SiN stacks at higher P/E cycles. However, Si + SiN stacks again show negligible erase V FB and overall MW degradation. TO and BD quality, and thickness and stack EOT are the same across all splits; therefore, Fig. 3 uniquely highlights the SiNcomposition-dependent cycling endurance of CTF memories.
B. Effect of SiN Composition on Cycling Endurance
To understand erase V FB degradation during cycling, Fig. 4 shows the P/E cycling results in N2 (N + SiN) stacks with different BD thickness but identical TO and SiN layer thickness. V GP and V GE were adjusted to have identical TO field during P/E cycling, whereas t P and t E were adjusted to have identical starting MW (see Fig. 4 , LHS) or identical charge trapping (see Fig. 4 , RHS) for all stacks. Note that the charge centroid position has been identified to be at the SiN/Al 2 O 3 interface for these stacks [30] . Therefore, identical starting MW is achieved in thicker BD stacks at reduced charge trapping, whereas identical charge trapping results in larger starting MW for thicker BD. The extent of erase V FB degradation is smaller for thicker BD when cycled under identical MW and is clearly due to lower charge trapping, whereas all stacks show similar erase V FB degradation when cycled under similar charge trapping. Fig. 4 clearly shows that erase V FB degradation in N + SiN during P/E cycling is due to gradual buildup of trapped electrons, as more trapping eventually leads to higher charge accumulation and higher erase V FB degradation, and vice versa. Moreover, note that the spacing between program V FB levels for different BD thickness remains constant when cycled under identical charge trapping condition (see Fig. 4 , RHS). Therefore, it can be inferred that trapped electron buildup during cycling essentially takes place at the SiN/Al 2 O 3 interface and that no significant trapping takes place in the bulk of the Al 2 O 3 BD. Note that, for significant BD trapping, a thicker BD will show a larger program V FB shift during P/E cycling due to larger trapping volume, contrary to the observed result. Negligible BD trapping is attributed to the robustness of Al 2 O 3 used in these stacks. Finally, as discussed in Fig. 2 , Si + SiN stacks show better erase due to significant hole trapping and, therefore, low erase V FB degradation with P/E cycling. The magnitude of trapped electron buildup (if any) during cycling in Si + SiN is difficult to quantify due to the presence of significant hole trapping in these stacks.
It is evident in Fig. 4 that erase V FB degradation during P/E cycling is driven by electron trapping, which, in turn, is related to charge fluence. As further verification, Fig. 5 shows P/E cycling results in N2 (N + SiN) stacks with different TO thickness but identical BD and SiN layer thickness. V GP and V GE were adjusted to have identical TO field during P/E cycling, whereas t P and t E were adjusted to have identical charge fluence, as well as identical starting P/E V FB levels and overall MW for all stacks. Note that erase V FB degradation during P/E cycling remains almost similar for all TO stacks and confirms fluence-driven erase V FB degradation.
C. Stack Degradation-Impact of Erase Pulse Parameters
Erase V FB degradation in N + SiN is shown to be due to the gradual buildup of trapped electrons. It is important to identify if this buildup is due to the incomplete erase of electrons trapped in preexisting SiN traps or additional electron trapping in energetically deep traps generated during P/E cycling that is difficult to erase. To isolate these effects, P/E cycling is performed under progressively varying erase pulse durations t E . Fig. 6 shows P/E cycling at a fixed program but varying erase conditions for N2 (N + SiN) and N4 (Si + SiN) devices. For N + SiN, an increase in t E results in a significantly lower starting erase V FB and, hence, larger MW, because larger erase pulse allows more time for detrapping of electrons from deep N + SiN traps. A moderate increase in t E also reduces the extent of the erase V FB degradation. However, a further increase in t E results in the reemergence of erase V FB degradation and leads to eventual stack breakdown (breakdown is indicated by a significant rise in stack conductance and complete loss of programmability and will be discussed later). Note that, under long erase durations (>∼ 100 ms), a significant reduction of spacing between erase levels is observed due to gate backtunneling, resulting in erase saturation effect. Although starting erase V FB reduces with higher t E , N + SiN devices cannot significantly be overerased (beyond V FB ∼ −1 V) due to stack breakdown. On the other hand, Si + SiN stacks always show much lower starting erase V FB and significant overerase at comparable t E and much lower erase V FB degradation during P/E cycling. As previously mentioned, better erase ability of Si + SiN stacks can be attributed to shallower electron traps and significant hole trapping due to the presence of the high density of deep hole traps [28] , [30] . However, the maximum extent of overerase (beyond V FB ∼ −3 V) that can be sustained is also eventually determined by stack breakdown. Note that Si + SiN also show erase V FB degradation at longer P/E cycles (before stack breakdown) when erased under larger t E and will be discussed next.
In Fig. 7 , the impact of varying t E on the magnitude of erase V FB degradation measured after 100 P/E cycles is quantified for both N + SiN (N2) and Si + SiN (N4) stacks. Two competing processes are consistently observed. Initially, high erase V FB degradation is observed at short t E , which is much larger for N + compared to Si + SiN. This case is a consequence of residual charge buildup in preexisting traps due to incomplete erase. The large difference between N + and Si + SiN is observed due to large difference in erase ability of these films, with Si + SiN showing better erase due to shallower electron trap depth and Fig. 7 . Comparison of relative erase-state degradation after P/E cycling (see Fig. 6 ) in N2-and N4-type SiN. additional hole trapping. Increasing t E reduces erase V FB degradation as erase becomes better, and both N + and Si + SiN show similar V FB degradation. However, the use of much longer t E results in the reemergence of erase V FB degradation, most likely due to electron trapping in stress-induced generated deep traps, which is difficult to erase. Although there is still a difference between N + and Si + SiN at larger t E (N + SiN shows higher V FB degradation after turnaround), it may not reflect the true relative extent of trap generation in these stacks due to hole trapping in Si + SiN. To verify that the reemergence of erase V FB degradation at higher t E is indeed due to trap generation, Fig. 8 compares P/E transients measured before and after P/E cycling for N + SiN (N2) and Si + SiN (N4) stacks, respectively. Both stacks were cycled using identical P/E biases, whereas the P/E time was adjusted to have identical P/E V FB levels and MW, as shown in Fig. 3 , RHS. No significant change in program transients is observed after cycling for both N + and Si + SiN stacks. The program saturation level is strongly influenced by leakage through the BD [33] ; therefore, identical erase saturation before and after cycling implies negligible trap generation (∼-trap-assisted Poole Frenkel conduction) in the Al 2 O 3 BD. During erase for N + SiN stack, the erase transient after cycling always remains above the precycling case, irrespective of erase pulse duration, although almost-identical erase transients are observed before and after cycling for Si + SiN. However, no soft programming at higher erase time is observed for both N + and Si + stacks, both before and after P/E cycling. This result suggests that BD gate dielectric integrity is maintained [33] before and after P/E cycling. Fig. 8(b) summarizes the extent of the lack of erase ability across all SiN compositions after P/E cycling at identical starting MW [as shown in Fig. 3 (RHS) ]. N + SiN shows incomplete erase after cycling with ΔV FB , which cannot be reduced at longer erase time. This result clearly indicates energetically deep trap generation followed by electron trapping (which cannot easily be detrapped) as the primary cause of erase V FB degradation for N + SiN stacks when cycled under large t E [to obtain low starting erase V FB for large MW, as shown in Fig. 3 (RHS) ]. In contrast, Si + SiN shows no change in erase ability after cycling, with no visible evidence of net electron trapping within the dielectric stack. Note that, due to improved erase, t E is smaller for Si + SiN during cycling, which results in negligible trap generation (see Fig. 7 ). Moreover, hole trapping during erase also compensates for any trapping in generated deep electron traps in Si + SiN stacks. It is important to check whether the erase ability during P/E cycling, in particular for N + SiN, can be improved (to obtain larger MW) by using higher (more negative) erase bias V GE . P/E cycling was done on devices with fixed starting program V FB but different starting erase V FB , obtained by suitably adjusting V GE and t E . The program conditions were kept constant. The obtained results are shown in Fig. 9 in Fig. 2 ); therefore, P/E cycling was done at identical MW but different starting program and erase levels across N2 and N4. Note that a device sustains fewer P/E cycles before breakdown when a particular erase V FB level is achieved at higher V GE and lower t E , and this case is true for both N + and Si + SiN stacks. Furthermore, it is also interesting to note that, although Si + SiN exhibits better overerase ability and hence lower erase V FB degradation for a given V GE compared to N + SiN, it sustains fewer P/E cycles before stack breakdown. Note that the early stack breakdown observed for Si + SiN is not an artifact of different program V FB levels used during cycling, because early breakdown for Si + SiN is also observed when cycled under similar program V FB level, as shown in Fig. 6 . Finally, Si + SiN shows lower erase V FB degradation primarily due to significant hole trapping, as discussed earlier, but also shows early breakdown due to larger trap generation due to its smaller bandgap as will be discussed later, and there is no contradiction in these results.
D. Stack Degradation-Impact of Program Pulse Parameters
Larger MW can also be obtained by increasing program V FB for a given erase V FB . Therefore, it is important to study stack degradation and breakdown during P/E cycling under varying program t P and/or V GP (but fixed erase t E and V GE ) conditions. Fig. 10 shows results on N2 (N + SiN) and N4 (Si + SiN) devices for P/E cycling at a fixed starting erase V FB level and varying program V FB levels, achieved by varying t P but at fixed V GP . For a given t P , higher program V FB is achieved for N + SiN, which is consistent with the ISPP results in Fig. 2 . Higher erase V FB degradation is also observed for N + SiN as t P is increased to attain higher initial program state V FB and larger overall MW. However, Si + SiN sustains relatively fewer cycles and shows relatively early breakdown as the program V FB level is increased. Once again, there is no contradiction in terms of the magnitude of erase V FB degradation and the number of P/E cycles sustained before breakdown for N + and Si + SiN devices, because hole trapping in Si + SiN masks the true extent of trap generation during P/E cycling as previously mentioned. Finally, it is also important to verify the impact of V GP on P/E-cycling-induced degradation and breakdown. Fig. 11 shows the impact of cycling N2 (N + SiN) and N4 (Si + SiN) devices at identical MW, with fixed starting erase V FB but varying program V FB levels, obtained by suitably adjusting both V GP and t P . Once again, note that both N2 and N4 devices sustain fewer P/E cycles (before breakdown) when a particular program V FB level is achieved at higher V GP and lower t P . Si + SiN sustains relatively fewer cycles and shows relatively early breakdown as programmed level is increased.
Note that large MW can be obtained by using either higher program V FB or higher erase V FB , which are respectively obtained by adjusting program and erase pulse parameters. For identical pulse magnitude, positive program V GP pulse of the P/E cycle has been observed to cause higher device degradation and early breakdown compared to the negative erase V GE pulse and is consistent with published literature [17] . For example, N2 (N + SiN) sustains 1000 and 200 P/E cycles at V GE /t E of −18 V/3 ms and −20 V/0.8 ms, respectively (see Fig. 9 , LHS), relative to only 400 and 40 P/E cycles at V GP /t P of +18 V/ 0.8 ms and +20 V/1 ms, respectively (see Fig. 11, LHS) . Similarly, N4 (Si + SiN) sustains 1000 and 40 P/E cycles with V GE /t E of −18 V/0.12 ms and −20 V/0.3 ms, respectively (see Fig. 9 , RHS), relative to only 40 and 2 P/E cycles at V GP /t P of +18 V/1.2 ms and +20 V/5 ms, respectively (see Fig. 11, RHS) . Therefore, SiN-composition-dependent CTF stack degradation is clearly evident with Si + SiN, showing lower tolerance to higher V GP and V GE compared to N + SiN.
E. Postcycling Retention
The precycling and postcycling (see Fig. 3 , RHS for cycling results) charge loss during retention from excess electron programmed state for different SiN compositions are compared in Fig. 12 . Precycle retention loss increases for Si + SiN due to shallower electron traps, as explained in [30] . Based on FG flash results [29] , [35] , it is expected that stress-induced leakage current (SILC) due to trap generation in TO will result in higher retention loss after cycling. However, it is interesting to note that N + SiN stacks show similar charge loss, whereas Si + SiN stacks exhibit improvement in charge retention characteristics (similar to published results [24] ) after cycling. Identical charge loss after cycling for N + SiN clearly suggests insignificant trap generation in the TO during cycling. The observation of reduced charge loss for Si + SiN is consistent with excess hole trapping during cycling, because hole detrapping or hole redistribution [36] , [37] during retention can offset electron loss and can explain the reduced postcycling retention loss observed in these stacks. Fig. 13 shows the comparison of precycling and postcycling (see Fig. 5 for cycling results) charge loss during retention from excess electron programmed state as a function of TO thickness for N2 (N + SiN) and N4 (Si + SiN) stacks. Precycling retention loss reduces at thicker TO due to larger direct tunneling barrier, as explained in [30] . For thinner TO, postcycling retention loss is similar to precycling loss and indicates insignificant trap generation in TO during cycling as previously mentioned. However, enhanced postcycling retention loss for thicker TO clearly indicates higher trap generation and SILC in these stacks. As previously mentioned (see text corresponding to Fig. 5 ), V GP and V GE were adjusted for different TO thickness stacks to have identical TO field during P/E cycling. Therefore, thicker TO will result in larger voltage drop across TO and, hence, higher energy carriers and will cause higher trap generation, as will be explained later in Section III-F. The aforementioned discussion assumes trap generation in SiO 2 TO and not in the Al 2 O 3 BD during P/E cycling that is responsible for enhanced postcycling retention loss for thicker N + SiN stacks. To verify this case, retention experiments were carried out from excess electron programmed state under accelerated gate bias stress before and after P/E cycling for N2-and N4-type SiN, as shown in Fig. 14 . The stress bias applied during retention is deliberately kept low (±6 V) to prevent appreciable charge injection, leading to soft P/E. Positive V G stress during retention will preferentially accelerate electron loss through the BD, whereas a negative V G will enhance the tunnel out of electrons through the TO. Retention loss due to the tunnel out of electrons through the TO during V G < 0 stress significantly increases after P/E cycling. For N2-type SiN, postcycling retention loss remains similar to precycling retention loss during V G > 0 stress that ejects electrons through the BD. This result clearly suggests trap generation in TO rather than in BD during P/E cycling, resulting in increased SILC and enhanced charge loss for thicker TO N + SiN stacks. Although precycling charge loss through BD increases at elevated temperature (increased Poole-Frenkel component through preexisting Al 2 O 3 traps), loss through TO still remains dominant, as shown in [30] . No significant enhancement of charge loss through BD is observed after cycling at elevated temperature and can be attributed to negligible trap generation in the BD during cycling. Finally, stress bias retention experiments for N4 (Si + SiN) stacks show slightly higher postcycling retention loss due to the tunnel out of electrons through the TO during V G < 0 stress and similar precycling and postcycling retention loss due to the tunnel out of electrons through the BD during V G > 0 stress, as shown in Fig. 14, RHS . However, the difference between precycling and postcycling retention loss through the TO for V G < 0 stress is much lower for N4 compared to N2 SiN. Because N4 stacks show significant hole trapping, V G < 0 stress will move the hole trap centroid toward the gate (away from channel) and will reduce the effect of SILC-related loss of electrons through TO.
F. Physical Mechanism of Stack Degradation and Breakdown
It has been shown in previous sections that attempts to achieve higher overall MW during P/E cycling by making either the starting program or starting erase levels more positive or negative, respectively, lead to higher erase V FB degradation and early stack breakdown. This case happens when P/E pulsewidth or amplitude is increased (to increase charge fluence across the stack and starting MW), although an increase in pulse amplitude always results in more severe stack degradation. For identical pulse duration and magnitude, positive gate pulse during program results in early stack breakdown compared to negative gate pulse during erase. Although Si + SiN stacks show lower erase V FB and overall MW degradation during cycling, they sustain fewer P/E cycles before breakdown under larger P/E biases and times. It has also been shown (see discussion related to Figs. 4 and 11) that no significant trap generation and trapping take place in the Al 2 O 3 BD during cycling. Therefore, trap generation in CTF devices during P/E cycling must be taking place in the TO and/or in the SiN charge trap layer.
Stack degradation has been shown to be fluence driven (see Fig. 4 and related discussion); therefore, it is necessary to identify various tunnel components in CTF stacks during P/E operation. Fig. 15 illustrates energy-band diagrams of SANOS gate stacks under program and erase. Neglecting hole tunneling from n + gate during program, charge flux across the gate stack is due to electron tunneling through the TO (designated as Q IET ) and that through BD (Q OEB ) [33] . Higher dielectric constant of BD compared to TO results in lower electric field across BD. For most part of the program transient, the magnitude of Q OEB should be much lower than Q IET , thereby making Q IET the dominant component. During erase, detrapped electrons from the SiN form major flux across TO and are designated as Q OET . The hole tunnel-in current (from Si to SiN across TO) is likely to be much lower (unless very high bias or long erase duration is used) due to higher valence band barrier height and effective mass of holes. Although the Al 2 O 3 electron barrier height is slightly lower than SiO 2 [38] , the electron backinjection flux through the BD during erase, i.e., Q IEB can be assumed to be negligible as the erase level does not increase with longer erase time [33] , as shown in Fig. 8 . Because only a fraction of Q IET gets trapped during program, Q OET consisting of detrapping of previously trapped electrons will be much smaller than Q IET . During program, the injected electrons across TO (Q IET ) can cause impact ionization (I/I) in SiN, resulting in generation of hot holes (HHG). Generated hot holes can subsequently cause defects in SiO 2 or SiN [39] , [40] . During erase, electron flux across TO (Q OET ) can cause I/I in Si substrate and also result in HHG. Injection of generated hot holes into the TO will be responsible for defects generated in TO SiO 2 bulk and Si/SiO 2 interface.
During cycling, HHG caused by both Q IET and Q OET will create defects. Although the Si bandgap is smaller than SiN, Q IET is much larger than Q OET and likely explains why higher device degradation is observed during program compared to erase under identical pulse magnitude. Application of higher V GP will impart higher electron energy and generate more energetic hot holes due to I/I in SiN, further aggravating degradation. Moreover, HHG by Q IET will be higher for Si + SiN due to its lower bandgap compared to N + SiN and will create higher trap generation and early breakdown in the former. 1 It is reasonable to assume that generated SiN traps are energetically deeper, as electrons trapped in these defects are difficult to erase [see Fig. 8 (a) and related discussion]. Although larger trap generation resulting in early breakdown of Si + SiN stacks is always observed, it is difficult to quantify such trap generation if estimated from observed erase V FB degradation during cycling due to large hole trapping in Si + SiN stacks. It is important to note that HHG followed by I/I due to Q IET has important implications on the use of high-k materials with lower bandgap as trap layers [42] . Higher trap generation due to higher HHG (because bandgap is smaller) can lead to early breakdown of such stacks and require careful analysis. 2 Furthermore, as previously mentioned, Q OET will also cause I/I and HHG in the Si substrate and trap generation in the SiO 2 TO and Si/SiO 2 interface. A signature of trap generation in the SiO 2 TO (more specifically at or close to Si/SiO 2 interface) is shown in Fig. 16 , which compares the conductance-voltage (G − V G ) characteristics measured before and after 10 4 P/E cycles for N2 (N + SiN) and N4 (Si + SiN) stacks. For both stacks, an increase in conductance after cycling indicates generated TO traps taking part in the conductance process [43] . However, larger change in conductance is shown for N2 compared to N4 stack, implying larger TO trap generation in the former. This result is expected, because higher erase V FB degradation for N2, particularly at longer P/E cycles, will result in higher TO field during the start of erase. This result, in turn, will impart more energy to Q OET electrons and thereby generate more energetic hot holes due to I/I in Si, and the resulting TO degradation will be larger. Finally, significant HH injection from Si to SiO 2 TO can take place for very large V GE , which will cause very early breakdown of these stacks, as shown in Fig. 9 . As an ending note, we wish to mention that the stack degradation mechanism discussed in this section is purely qualitative and will need development of quantitative simulation models for verification, which is beyond the scope of this paper.
IV. CONCLUSION
In CTF memories (like SANOS), electron/hole capture and emission efficiencies has determined the charge fluence through the gate stack to obtain a particular MW during P/E operation, which, in turn, is controlled by the magnitude and duration of P/E pulses. Electron and hole trap properties have been strongly influenced by the composition of the SiN trap layer. Therefore, P/E-cycling-induced trap generation that leads to MW closure and eventual stack breakdown has also been strongly dependent on SiN composition. N + SiN shows higher erase V FB (hence MW) degradation, which is likely due to energetically deep acceptor-like trap generation during P/E cycling followed by electron trapping that are difficult to detrap. Si + SiN shows lower erase V FB degradation likely due to additional hole trapping but also shows early stack breakdown (loss of programmability) due to larger generation of electron traps with cycling.
Erase V FB degradation during cycling shows two distinct mechanisms: 1) residual charge buildup due to incomplete erase for cycling using short erase pulse and 2) stress-induced electron trap generation when cycling using long erase pulse. The magnitude of trap generation is linked to charge fluence across TO during cycling, because gate stacks cycled under similar charge fluence show similar erase V FB degradation. Large MW can be obtained by increasing the P/E pulsewidth or pulse amplitude to effectively increase charge fluence across the stack. However, this case results in increased degradation and eventual stack breakdown, and hence, fewer P/E cycles can be sustained at higher MW. An electron-flux-induced anode hole generation model qualitatively explains the observed degradation and its dependence on several experimental factors during P/E cycling. Postcycling retention characteristics suggest higher trap generation in TO and SiN than in BD, but this condition requires further investigation. Application of higher P/E gate biases further aggravates degradation by imparting higher energy to the generated hot holes. Si + SiN has decreased tolerance to higher P/E biases due to its smaller bandgap and consequently shows higher trap generation and early breakdown compared to N + SiN. Higher gate biases required for thicker TO for good P/E speeds and MW also cause higher trap generation due to higher energy associated with tunneling electrons that initiate HHG, resulting in enhanced postcycling retention loss. Overall, SiN-layer optimization, along with reliable TO and BD layers, is very crucial to obtain CTF stacks that can reliably sustain large MW during P/E operation.
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